

FORM PPO-1449

S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS

ATTY. DOCKET NO. 174/161 Cont.	APPLICATION NO. 10/666,948		
APPLICANTS Stephen J. Smith et al.	CONFIRMATION NO. 7049		
FILING DATE September 19, 2003	GROUP ART UNIT 2183		

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
Ski	5,068,823	11/26/91	Robinson	395	500	
SES	5,142,625	08/25/92	Nakai	395	275	
· Skg	5,548,228	08/20/96	Madurawe	326	41	<u> </u>
- Sb3	5,535,342	07/09/96	Taylor	395	307	
503	5,684,980	11/04/97	Casselman	395	500	
Sos	5,966,534	10/12/99	Cooke et al.	395	705	
263	5,968,161	10/19/99	Southgate	712	37	·
163	6,085,317	07/04/00	Smith	713	1	
563	6,282,627	08/28/01	Wong	712	15	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
	NUMBER	DATE				YES	NO
Stol	1 444 084	07/28/76	Great Britain	H03K	19/00		
363	EP 0 419 105 A2	03/27/91	EPO	G06F	15/78		
565	EP 0 445 913 A2	09/11/91	EPO	G06F	15/60		
565	WO 94/10627	05/11/94	PCT	G06F	5/00		
See	EP 0 759 662 A2	02/26/97	EPO	H03K	19/177		
Spe	WO 97/13209	04/10/97	PCT	G06F	17/50		
Ség	EP 0 801 351 A2	10/15/97	EPO	G06F	13/12		
SES	EP 0 829 812 A2	03/18/98	EPO	G06F	17/50		
Ski	WO 00/38087	06/29/00	PCT	G06F	17/50		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
Sky	M. Wazlowski et al., "PRISM-II Compiler and Architecture," IEEE, 1993, pp. 9-16.
Slag	David Wo et al., "Compiling to the gate Level for a Reconfigurable Co-Processor," IEEE, 1994, pp. 147-154.
٤	

EXAMINER Suresh K Surrawanshi

DATE CONSIDERED 7/22/04

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

BEST AVAILABLE COPY



U.S. DEPARTMENT	OF COMMERCE
PATENT AND TRAD	FMARK OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS

ATTY. DOCKET NO. 174/161 Cont.	APPLICATION NO. 10/666,948
APPLICANTS Stephen J. Smith et al.	CONFIRMATION NO. 7049
FILING DATE September 19, 2003	GROUP ART UNIT 2183

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL						
Skg	Christian Iseli et al., "A C++ compiler for FPGA custom execution units synthesis," IEEE, 1995, pp. 173-179.					
Slag	lan Page, "Constructing Hardware-Software Systems from a Single Description," Journal of VLSI Signal Processing, Vol. 12, No. 1, January 1996, pp. 87-107.					
SKS	M.D. Edwards, J. Forrest - "Software acceleration using programmable hardware devices," January 1996, p. 55-63.					
Sley	Tsuyoshi Isshiki et al., "Bit-Serial Pipeline Synthesis and Layout for Large-Scale Configurable Systems," IEEE, 1997, pp. 441-446.					
Sley	Luc Séméria et al., "SpC: Synthesis of Pointers in C Application of Pointer Analysis to the Behavioral Synthesis from C," 1998, pp. 340-346.					
Yog	ELECTRONIK, DE, FRANZIS VERLAG GMBH - "MIT PROGRAMMIERBARER LOGIK VERHEIRATED," March 31, 1998, Vol. 47, No. 7, p. 38.					
ઝિન્ડ	Michael J. Wirthlin and Brad L. Hutchings - "Improving Functional Density Using Run-Time Circuit Reconfiguration," June 1998, p. 247-256.					
<u> 563</u>	João M.P. Cardoso et al., "Macro-Based Hardware Compilation of Java™ Bytecodes into a Dynamic Reconfigurable Computing System," IEEE, 1999, pp. 2-11.					
86-9	Bernardo Kastrup et al., "ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator," IEEE, 1999, pp. 92-101.					
Slay	"List of FPGA-based Computing Machines," Steve Guccione, http://www.io.com/~guccione//HW_list.html , Last updated March 31, 1999.					
563	Timothy J. Callahan et al., "The Garp Architecture and C Compiler," IEEE, April 2000, pp. 62-69.					

EXAMINER Suresh K Suryawayshi

DATE CONSIDERED 7/2404

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.